

## TABLE OF CONTENTS

### SECTION 1 INTRODUCTION

1.1	OVERVIEW. . . . .	1-1
1.2	UNIPAK 2B INSTALLATION. . . . .	1-1
1.3	CIRCUIT DESCRIPTION . . . . .	1-1
1.4	MAINTENANCE . . . . .	1-1
1.5	CALIBRATION . . . . .	1-1
1.6	TROUBLESHOOTING . . . . .	1-1
1.7	FAMILY/PINOUT CODES . . . . .	1-1
1.8	SCHEMATICS. . . . .	1-2

### SECTION 2 INSTALLATION

2.1	INSPECTION. . . . .	2-1
2.2	UNIPAK 2B INSTALLATION. . . . .	2-1
2.3	UNIPAK 2B REMOVAL . . . . .	2-1
2.4	PINOUT CARTRIDGE REMOVAL. . . . .	2-3
2.5	PINOUT CARTRIDGE INSTALLATION . . . . .	2-3
2.6	REPACKING FOR SHIPMENT. . . . .	2-4

### SECTION 3 CIRCUIT DESCRIPTION

3.1	OVERVIEW. . . . .	3-1
3.2	GENERAL ARCHITECTURE. . . . .	3-1
	3.2.1 LINK BETWEEN UNIPAK 2B AND PROGRAMMER . . . . .	3-1
	3.2.2 THE BUSES . . . . .	3-1
3.3	COMPONENT LAYOUT. . . . .	3-1
	3.3.1 MOTHERBOARD . . . . .	3-1
	3.3.2 WAVEFORM GENERATOR. . . . .	3-3
	3.3.3 ADDRESS CARD. . . . .	3-5
	3.3.4 MEMORY CARD . . . . .	3-7
	3.3.5 UNIPAK 2B SOCKET CARD . . . . .	3-8
	3.3.6 PINOUT CARTRIDGES . . . . .	3-10

### SECTION 4 MAINTENANCE

4.1	INTRODUCTION. . . . .	4-1
4.2	UNIPAK 2B DISASSEMBLY . . . . .	4-1
4.3	UNIPAK 2B ASSEMBLY. . . . .	4-3
4.4	CLEANING. . . . .	4-4
4.5	PREVENTIVE MAINTENANCE. . . . .	4-4

### SECTION 5 CALIBRATION

5.1	INTRODUCTION. . . . .	5-1
5.2	DC CALIBRATION. . . . .	5-2

**SECTION 6 TROUBLESHOOTING**

6.1 INTRODUCTION . . . . .	6-1
6.2 NO SYSTEM OPERATION . . . . .	6-1
6.3 POOR YIELDS . . . . .	6-1
6.4 UNIPAK 2B FAILURE . . . . .	6-2

**APPENDIX A FAMILY/PINOUT CODES**

**APPENDIX B SCHEMATICS**

## LIST OF FIGURES

2-1	UniPak 2B Installation. . . . .	2-2
3-1	Block Diagram, UniPak 2B Electronics. . . . .	3-2
3-2	Principal Components. . . . .	3-2
3-3	Motherboard Block Diagram . . . . .	3-2
3-4	Waveform Generator Block Diagram. . . . .	3-3
3-5	Address Card Block Diagram. . . . .	3-6
3-6	Memory Card Block Diagram . . . . .	3-8
3-7	Socket Card Block Diagram . . . . .	3-9
4-1	UniPak 2B Disassembly . . . . .	4-1
4-2	Socket Board Interconnect Cable Disconnect. . . . .	4-2
4-3	Circuit Board Removal . . . . .	4-2
4-4	Memory Card Removal . . . . .	4-3
5-1	Calibration Setup . . . . .	5-3
5-2	Pin Numbers of Device Sockets . . . . .	5-5
5-3	Adjustment Locations. . . . .	5-5
5-4	Bit Switch Rise-Time Waveform . . . . .	5-8
5-5	V <sub>CC</sub> DAC Step Waveform . . . . .	5-8
5-6	Bit Supply DAC Step Waveform. . . . .	5-8
5-7	CE Supply DAC Step Waveform . . . . .	5-9
5-8	V <sub>REF</sub> Supply DAC Step Waveform . . . . .	5-9
5-9	Load Supply DAC Step Waveform . . . . .	5-9
5-10	Current DAC Step Waveform . . . . .	5-9

## LIST OF TABLES

3-1	Pin Functions, Device Bus (at J1) . . . . .	3-5
5-1	Measurement Chart . . . . .	5-6
5-2	Key Sequences to Access the Calibration Mode. . . . .	5-4
6-1	Troubleshooting Chart . . . . .	6-3

## **SECTION 1**

### **INTRODUCTION**

#### **1.1 OVERVIEW**

This technical reference data provides the information necessary to perform installation, preventive maintenance, calibration, and corrective maintenance (troubleshooting) on a UniPak 2B installed in a Data I/O Universal Programmer (29B, 29A, Series 19, or Model 100A). Instructions on how to operate the UniPak 2B are not included in this manual. Refer to the UniPak 2B Operator's Manual (part number 981-0179) for operating instructions.

The manual is broken into six sections and two appendices. The following subsections contain a synopsis of each section, beginning with Section 2.

#### **1.2 UNIPAK 2B INSTALLATION**

Section 2 (Installation) provides instructions on how to install and remove the UniPak 2B from the Universal Programmer and how to install and remove the Pinout Cartridge from the UniPak 2B. It also includes repackaging information if the UniPak 2B must be returned for service.

#### **1.3 CIRCUIT DESCRIPTION**

Section 3 (Circuit Description) gives a two level block diagram description of the UniPak 2B operation. The highest level diagrams the instrument by (printed circuit) boards. This is followed by a detailed block diagram of the individual boards in the instrument.

#### **1.4 MAINTENANCE**

Section 4 (Maintenance) provides information on the assembly and disassembly of the UniPak 2B. It also provides cleaning and preventive maintenance instructions.

#### **1.5 CALIBRATION**

Section 5 (Calibration) gives the calibration instructions for the UniPak 2B.

#### **1.6 TROUBLESHOOTING**

Section 6 (Troubleshooting) contains corrective maintenance instructions for the UniPak 2B. It also contains procedures to isolate the problem to the UniPak 2B or the Universal Programmer.

### **1.7 FAMILY/PINOUT CODES**

Appendix A (Family/Pinout Codes) contains a list of the applicable Data I/O Family Codes, Pinout Codes, Pinout Cartridge model number, software version, and approval status.

### **1.8 SCHEMATICS**

Appendix B (Schematics) contains the schematics of the printed circuit boards installed in the UniPak 2B and the pinout cartridges available.

## SECTION 2

### INSTALLATION

#### 2.1 INSPECTION

Your UniPak 2B was tested both electrically and mechanically before it was shipped, and was carefully packaged to prevent shipping damage. It should, therefore, arrive free of any defect, without marks or scratches, and in perfect operating condition. However, carefully inspect the instrument for any damage that may have occurred in transit. If you note any damage, file a claim with the carrier and notify Data I/O.

#### 2.2 UNIPAK 2B INSTALLATION

The UniPak 2B may be installed and removed with the programmer's power on; this feature allows you to retain data in RAM during module changes. If the programmer power is turned on before the UniPak 2B is installed, you will hear a beep until the UniPak 2B is installed.

#### CAUTION

To prevent device damage from voltage transients be sure that all sockets are empty before you:

- o switch programmer power on or off
- o install or remove the UniPak 2B


Use the following procedure to install the UniPak 2B:

1. Slide the UniPak 2B into the opening in the programmer (figure 2-1).
2. Tilt the UniPak 2B up and gently push it back to hook the flange of the UniPak 2B over the back edge of the programmer opening (figure 2-1a).
3. Lower the UniPak 2B into position as shown in figure 2-1b.
4. Press gently on the front edge of the UniPak 2B to ensure a good connection (figure 2-1c).

#### 2.3 UNIPAK 2B REMOVAL

Use the following procedure to remove the UniPak 2B:

1. Make sure the programmer has completed all operations, i.e., if the action symbol is on the display wait until the operation is complete (the action symbol disappears).



**Figure 2-1. UniPak 2B Installation**

2. Make sure any device(s) is removed from the socket(s). (Refer to the programmer manual for instructions, if required.)
3. Tilt the UniPak 2B up and gently remove it from the programmer.

#### 2.4 PINOUT CARTRIDGE REMOVAL

One socket (number 6) on the UniPak 2B is removable so that any one of a series of pinout cartridges can be installed in that position. This allows the UniPak 2B more flexibility in programming non-standard devices.

Use the following procedure to remove an installed pinout cartridge from the UniPak 2B:

1. Remove power from the universal programmer in which the UniPak 2B is installed.

#### CAUTION

If it is impractical to remove power from the programmer because of data loaded in RAM remove the UniPak 2B from the programmer and then remove the pinout cartridge from the UniPak 2B.

2. Steady the UniPak 2B with one hand while curling the fingers of the other hand around the lip on the bottom rear of the pinout cartridge and pressing the thumb against the frame of the UniPak 2B. Apply pressure with the hand on the pinout cartridge until the card edge connector comes free from the UniPak 2B connector.
3. Slide the pinout cartridge to the rear until it is clear of the UniPak 2B pinout cartridge opening, then lift the pinout cartridge clear of the UniPak 2B.

#### 2.5 PINOUT CARTRIDGE INSTALLATION

Use the following procedure to install a pinout cartridge in the UniPak 2B:

1. Remove power from the universal programmer in which the UniPak 2B is installed.

#### CAUTION

If it is impractical to remove power from the programmer because of data loaded in RAM remove the UniPak 2B from the programmer and then install the pinout cartridge in the UniPak 2B.

2. Place the front one-third of the pinout cartridge on the guides in the opening for socket #6.



3. Slide the pinout cartridge forward until the card-edge connector on the front of the module comes in contact with the connector on the UniPak 2B. The lip on each side of the UniPak 2B opening should slide into the channel on each side of the pinout cartridge.
4. Steady the UniPak 2B with one hand and push against the rear of the pinout cartridge with the other until it snaps in place in the UniPak 2B connector.
5. The pinout cartridge is now ready to use.

#### **2.6 REPACKING FOR SHIPMENT**

If the UniPak 2B is to be shipped to Data I/O for service or repair, attach a tag to it describing the work required and identifying the owner. In correspondence, identify the unit by part number, revision level, and name. If the original shipping container is to be used, place the UniPak 2B in the container with the appropriate packing material and seal the container with strong tape. If another container is used, be sure that it is a heavy carton, wrapped with heavy paper or plastic; use appropriate packing material and seal well with strong tape. Mark the container "DELICATE INSTRUMENT" or "FRAGILE."

## SECTION 3

### CIRCUIT DESCRIPTION

#### 3.1 OVERVIEW

This section defines the functions of UniPak 2B principal hardware components. Each circuit-card assembly is depicted by a block diagram accompanied by a written description.

#### 3.2 GENERAL ARCHITECTURE

Data is input to the UniPak 2B through the Universal Programmer's bus. The resultant commands are processed in the UniPak 2B and output to the sockets on the UniPak 2B's address, data, and control buses. Each of these operations are described below.

##### 3.2.1 LINK BETWEEN THE UNIPAK 2B AND PROGRAMMER

The UniPak 2B is controlled by the programmer's extended processor bus through the UniPak 2B mating connector (J1). The control software for the UniPak 2B is located in EPROM on the memory card (702-1650).

##### 3.2.2 THE BUSES

The programmer's address bus, data bus,  $R/\bar{W}$  line, and  $\bar{V} \cdot 0_2$  line access the software on the memory card and control the gates and registers on the waveform generator (701-1690) and address cards (701-1655). The UniPak 2B's device bus gathers the programming waveforms produced by these cards and transmits them to the socket card (701-0153). Figure 3-1 shows the relationships between the buses.

#### 3.3 COMPONENT LAYOUT

The principal components of the UniPak 2B are the motherboard, the waveform generator, the address card, the memory card, the socket card, and the interchangeable pinout cartridge. The component layout of the UniPak 2B is shown in figure 3-2 and described in the following subsections.

##### 3.3.1 MOTHERBOARD

The motherboard accepts on J1 the signals and power supplies from J6 of the programmer, and transmits them to two identical 72-pin edge connectors (J2 and J3) and a 50-pin edge connector (P1). (Refer to figure 3-3 and schematic 30-702-1661).




Figure 3-1. Block Diagram, UniPak 2B Electronics




Figure 3-2. Principal Components




Figure 3-3. Motherboard Block Diagram

### 3.3.2 WAVEFORM GENERATOR

The waveform generator provides signals required for programming devices. These signals are generated by the blocks shown in figure 3-4.

Three major supplies are the  $V_{CC}$  supply, the  $\overline{CE}$  supply and the bit supply, which are used to generate the respective signals. Each supply is software-controlled via a D/A converter. All DACs obtain their reference voltage from the DAC reference.

The  $V_{CC}$  waveforms are generated by writing appropriate DAC values from the firmware. The rise and fall times are fixed by the slewing rate of the op amp. Two overcurrent detectors are included, one for low currents and one for high currents (above 1.2 amps). If a detector is activated, the control latch is reset; the DAC-reference kill output then causes the DAC reference to go to zero, in turn causing all supplies to return to zero.

The  $V_{CC}$  supply senses the  $V_{CC}$  voltage at the PROM socket via the  $V_{CC}$  sense line. This remote sensing compensates for all cable drops between the supply and the socket.




Figure 3-4. Waveform Generator Block Diagram

The  $\overline{CE}$  waveforms are generated by using the  $\overline{CE}$  supply in conjunction with one of the pin switches. The voltage level is selected by writing the appropriate value to the  $\overline{CE}$  DAC. One of two rise times is selected by the control latch and rise-time control circuitry. Either the pin 18, 20 or 21 switch can be enabled by the switch-control latch to output the high-level  $\overline{CS}$  voltage. Switches that are not enabled can output TTL levels.

Each pin switch consists of an emitter follower with the collector tied to the  $\overline{CE}$  supply. A current source is provided for the base of each switch to charge the common rise-time capacitor. When the base is released, a linear ramp is generated which is truncated at the  $\overline{CE}$  supply level. An NPN transistor pulldown is included in the switch to provide a 20 V/usec controlled fall time. Logic circuitry prevents the pulldown and pullup circuits from being active simultaneously.

The pin 21 switch uses the same principles as the pin 18 and pin 20 switches. However, a power amplifier output (0/-5V supply) provides the ground reference for the switch. For certain programming algorithms this amplifier output is brought to -5V.

The pin 20 switch includes a pullup that is connected to the +12V/+5V supply, thus allowing the switch in the TTL mode to switch from 0 to +12V as well as from 0 to +5V. The +12V/+5V supply consists of a monolithic regulator and a 5.1V zener diode controlled by the switch-control latch.

Signals to be applied to the data lines of a device are generated with the bit-supply signals and controlled by the bit-supply switch. The bit supply is nearly identical to the  $\overline{CE}$  supply, but has one less diode in the feedback path, compensating for one less drop in the switch paths. The bit-supply switch consists of an emitter follower, a current source, and three rise-time control capacitors. The collector of the emitter follower is connected to the bit supply; the base is connected to the current source and timing capacitor. The control latch can select the timing capacitor and also control the base of the switch. When the base is released, the output ramps linearly to the bit-supply level. The output on the bit-supply switch is sent to the address card and to the pin 19 switch; unlike the pin 20, 21 and 18 switches, the pin 19 switch consists of a simple PNP-saturating switch controlled by the switch-control latch.

The current-sense integrator smoothes the transient overcurrent pulses occurring from charging supply capacitors. When an overcurrent condition from the  $V_{CC}$ ,  $\overline{CE}$ , bit or (0/-5V) supply exists for sufficient time, the control latch is reset, in turn causing the DAC reference and the supplies to go to zero. The state of the overcurrent-control line can be read by the address card and used by the programmer to detect shorted devices. Table 3-1 lists the functions of the device-bus pins. The data latch buffers the data bus and holds data to satisfy the long DAC data-hold requirement. The address latch buffers the lower-order address lines and the primary decode bus. These buffered lines are then sent to the decoder and the address latches. The decoder provides decode signals to the DACs for the  $V_{CC}$ ,  $\overline{CE}$  and bit supplies. The switch-control latch and the control latch receive their clocks from a decoder on the address card.

Table 3-1 Pin Functions, Device Bus (at J1)

Pin	Function	Pin	Function
1	PA <sub>8</sub>	26	PA <sub>7</sub>
2	PA <sub>9</sub>	27	PA <sub>6</sub>
3	PA <sub>10</sub>	28	PA <sub>5</sub>
4	PA <sub>11</sub>	29	PA <sub>4</sub>
5	PA <sub>12</sub>	30	PA <sub>3</sub>
6	PA <sub>13</sub>	31	PA <sub>2</sub>
7	PA <sub>14</sub>	32	PA <sub>1</sub>
8	PA <sub>15</sub>	33	PA <sub>0</sub>
9	GND	34	V <sub>CC</sub>
10	V <sub>CC</sub> Sense	35	GND
11	CE Supply	36	GND
12	Bit Switch	37	Bit Supply
13	Pin 20	38	Pin 18
14	Pin 21	39	Pin 19
15	Scope Trigger	40	PD <sub>1</sub>
16	-9V	41	PD <sub>2</sub>
17	+24V	42	PD <sub>3</sub>
18	Overcurrent	43	PD <sub>4</sub>
19	Pull-Down Control	44	S1
20	V <sub>CC</sub> Pull-Up Control	45	S2
21	Address Supply +5V Select	46	S3
22	PD <sub>8</sub>	47	V <sub>CC</sub> Pulse
23	PD <sub>7</sub>	48	Address DAC
24	PD <sub>6</sub>	49	+5V
25	PD <sub>5</sub>	50	Bit Switch Control

### 3.3.3 ADDRESS CARD

The address card, illustrated in figure 3-5, provides the device address, device data, data loads and supply measurement capability of the UniPak 2B.

The address drivers consist of addressable latches driving the device address bus. The addressable latches receive data from the most-significant-bit line of the data bus.

The data switch register drives PNP data switches which direct the output of the bit switch to the appropriate device-data line. The PNP switches are driven by current sources to provide a constant-base drive at all bit-switch voltages.




Figure 3-5. Address Card Block Diagram

The data sink register is used to shunt programming currents to ground. Device data is read via the data comparators and strobed to the processor bus via the data gate. The comparators receive their reference voltage from the  $V_{REF}$  amplifier, which is controlled by the  $V_{REF}$  DAC. Loading the device data bus is controlled by the load DAC, the load amplifier and the high/low-range load switch. This supply develops a voltage that is applied to either the low-range or high- and low-range load resistor banks. These resistors are fed through isolation diodes, which are connected to the device data pins. The load sink register enables the UniPak 2B to select which device data pins will have loads applied to them. The diode clamps limit the voltage applied by the load resistors to the data bus to approximately 5V when the load clamp switch is closed.

The supply comparators read the  $V_{CC}$  -sense line, the  $\overline{CE}$  supply and the bit-switch line. The comparator gate/multiplexer strobes the data from the supply comparators and the overcurrent-read line to the most significant-bit line of the data bus.

The socket-select latch provides a control line for the high-/low-range switch and control lines for the socket card.

The data latch buffers the data bus and holds data to satisfy the DAC requirements.

The current source latch will supply a 4-mA current to a device provided there is a 15V zener diode inside the device on pin 18, 19 or 20. The address supply 5V select determines whether the address supply DAC or a fixed 5V will be applied to PA0-PA3.

The address latch buffers low-order addresses for the secondary decoder. The secondary decoder provides the appropriate signals for the DACs and registers, as well as the latches on this card and on the waveform generator. The  $\overline{V}O_2$  signal controls the timing of the various clock signals developed by the decoder.

The address card contains a jumper that signals the programmer whether the installed UniPak is a UniPak 2<sup>TM</sup> or UniPak 2B model.

### 3.3.4 MEMORY CARD

The UniPak 2B memory card is shown in figure 3-6. EPROMs which store the UniPak 2B firmware are contained on the memory card. These EPROMs connect to the address bus directly and to the data bus through data buffers.

Paging is used when the 16K x 8 PROMs are installed. Two EPROMs and a latch comprise the primary decoding for the entire UniPak 2B. The EPROMs connect to the 12 high-order address lines and the  $R/\overline{W}$  line. Outputs from the primary-decoder latch connect to the secondary decoder and also to secondary decoders on the address card and the waveform generator. A 1-of-8 decoder, timed with  $\overline{V}O_2$ , provides the secondary decoding for the software EPROMs. Two additional lines from this decoder connect to the address card to provide the decode signals for the data gate and comparator gate/multiplexer. Additional outputs from the binary decoder enable the data buffer during all software-read operations and lower the data gate enable line during any access of the UniPak 2B.

The pulse generator consists of a count-up ripple counter, an 8-bit latch, and a 10-mHz crystal-controlled clock. The latch is connected to the data bus and is used to load the counter, allowing the pulse generator to be programmable between 0.1 and 25.5  $\mu$ s.

The current source consists of a fixed 20-mA current source and a programmable current source. The control logic selects which current source is active. The pulse generator can be selected to control the programmable current source.

The address supply generates the voltage necessary to drive the CMOS buffers located on the socket card. The voltage is generated from the 24V power supply using an NPN transistor driven by an op amp. The input of the op amp is a DAC, which allows the voltage to be software selectable.






Figure 3-6. Memory Card Block Diagram

### 3.3.5 UNIPAK 2B SOCKET CARD

The socket card distributes to the device sockets the signals developed on the address card and the waveform generator (refer to figure 3-7).

The device address bus (PA0-PA15) is generated on the address card and fed to the socket card via the ribbon cable. On the socket card, the bus is fed into CMOS buffers. The address supply DAC connects to the  $V_{DD}$  supply on these buffers. This allows the VOH level to be under DAC control. The address supply 5V select line allows PA0-PA3 to switch at TTL levels while all other address lines switch between "0" and the address supply level. The address clamps provide overvoltage protection and are connected to a comparator that senses overvoltage, shutting down all the supplies when excessive voltage is detected.




Figure 3-7. Socket Card Block Diagram

The device-data bus connects directly to all sockets. Four-bit devices are connected to PD1-PD4. The data pulldowns consist of 1 kohm resistors and a diode network. The data clamp has two modes of operation controlled by the bit switch control line.

When voltage pulses are being applied to a device, the pass element of the data clamp is switched out of the circuit. The op amp and 2.2 kohm resistor precharge the 0.1 uF capacitors to the level set by the bit supply so that the network does not absorb energy from the actual data-line programming pulses.

When current pulses are being applied to a device, the pass element is switched into the circuit. The data clamp will be set to a voltage level by the bit supply and will sink all unnecessary current.

Pins 18, 19, 20 and 21 of the 24-pin device socket receive signals directly from the waveform generator via the corresponding pin switches. A spike-suppression network is provided for pins 18, 20 and 21 where the  $\overline{CE}$  supply charges the RC network.  $V_{CC}$  is applied to all sockets through seven diodes. Remote sensing of the voltage at the selected socket is provided by the analog switch of the  $V_{CC}$ -sense multiplexer. When  $V_{CC}$  is brought to zero, the device's  $V_{CC}$  lines can be pulled up by the  $V_{CC}$  pullups. The  $V_{CC}$  sense-multiplexer and a comparator on the address card are then used to read the  $V_{CC}$  voltage. If a device is properly inserted in a socket, the  $V_{CC}$  voltage will be above 2V. If it is in backwards it will be below 1V, and if no device is in the socket, the voltage will approach 4V.

The LED decoder is used to light the LEDs below the selected socket.

### 3.3.6 PINOUT CARTRIDGES

The pinout cartridges follow the same basic design, varying only to conform to the individual socket design, with the exception of the 40-pin 1024k bit pinout cartridge, which has some additional circuitry. All of the pinout cartridges have a card edge connector to mate with the socket board, a shift register that outputs to the UniPak 2B the number of the pinout cartridge, a diode to illuminate when the socket is selected, data line diode clamps, the applicable socket, and land patterns to route the data from the card edge connector to the appropriate socket pin. Additional circuitry on pinout cartridge no. 11 (40-pin socket) includes buffers and latches to split the address and data lines into a high and low order. Refer to the schematic in Appendix B of the installed pinout cartridge for individual details.

## SECTION 4

### MAINTENANCE

#### 4.1 INTRODUCTION

This section covers maintenance for the UniPak 2B. Included are assembly, disassembly, cleaning, and preventive maintenance. Each is covered in one of the following subsections.

#### 4.2 UNIPAK 2B DISASSEMBLY

To disassemble the UniPak 2B, refer to figure 4-1 and follow the procedure below.

1. Remove the UniPak 2B from the programmer; see section 2 for details.
2. Place the UniPak 2B face down on a flat surface.
3. Unscrew the captive fasteners (figure 4-1a) until they hang loosely; the screws will not separate from their standoffs.
4. Lift the card cage up slightly, then pull out (as shown in figure 4-1b) to unlock the flanges.




Figure 4-1. UniPak 2B Disassembly

5. Lift the card cage up until you can see the socketboard interconnect cable and its connector (figure 4-2).
6. Flip the extraction tabs out on each side of the connector (figure 4-2).
7. Pull the cable out of the connector.
8. Disconnect the ground wire from the socketboard (see figure 4-2).
9. Flip the extraction tabs out on the top card (waveform generator card) and unplug the interconnect cable from its connector (figure 4-3).
10. Flip the extraction tabs out on the top card (waveform generator card).
11. Pull the waveform generator card out along the guides (figure 4-3).
12. Repeat steps 9, 10, and 11 for the extraction tabs on the address card.




Figure 4-2. Socket Board Interconnect Cable Disconnect




Figure 4-3. Circuit Board Removal

13. Remove the two screws and the shield, and pull the memory card down to unplug it from the edge connector (as shown in figure 4-4).

#### 4.3 UNIPAK 2B ASSEMBLY

1. Plug the memory card onto its edge connector, as shown in figure 4-4.
2. Replace the shield and the two screws.
3. Flip the two extraction tabs down on the address card.
4. Using the flat surfaces of the extraction tabs, gently push the address card along the guides into its connector.
5. Make sure the extraction tabs on the interconnect cable connector are flipped open.
6. Firmly, but gently, push the socketboard interconnect cable into the connector. Notice that the extraction tabs will move back to their locked positions when the cable is locked into the connector.
7. Repeat steps 3 through 6 to replace the waveform generator card.
8. Reconnect the ground wire to the socketboard.
9. Plug the socketboard interconnect cable into its connector on the socketboard (figure 4-2).
10. Replace the card cage by tilting it up to lock the flanges, as shown in figure 4-1, then gently setting it down. Make sure the captive fasteners line up with the fastener holes on the UniPak 2B frame.
11. Tighten the captive fasteners finger tight.




Figure 4-4. Memory Card Removal

#### 4.4 CLEANING

Inspect the UniPak 2B inside and out for accumulated dirt or dust. To clean the UniPak 2B, follow the procedure below.

1. Wipe any dust and/or dirt off the outside of the UniPak 2B with a clean, damp cloth.

#### NOTE

Do not use abrasive cleaners or solvents.  
They will damage the case.

2. Remove dust from the circuit boards with a blast of dry, compressed air or a clean, soft-bristled brush.

#### 4.5 PREVENTIVE MAINTENANCE

Periodically visually inspect your UniPak 2B. Check the cable connections, card seating, the mounting of socketed components, for open or damaged land patterns, for heat-damaged components, etc. Also check for shorts, opens or unstable continuity. If you find heat-damaged components, identify and correct the cause of the overheating to prevent further damage.

## SECTION 5

### CALIBRATION

#### 5.1 INTRODUCTION

The need for calibration varies with the amount of use your UniPak 2B receives. Generally, we suggest calibration whenever any of the following apply:

1. Programming yields fall below the manufacturer's recommended minimums.
2. Troubleshooting has resulted in the replacement or adjustment of some component in the system.
3. The user's company policy requires periodic calibration certification.

#### NOTE

If calibration or repair is required but you lack the facilities to accomplish it, contact the nearest Data I/O Service Center.

Because of differences in programmer mainframes, this manual does not attempt to cover all areas of programmer calibration. Instead, it lists the steps necessary to calibrate only the UniPak 2B.

Calibration of the UniPak 2B consists of three parts:

1. Power Supply Calibration measures the DC supply voltages of the programmer. All other voltages depend on these supplies; therefore, this part of the calibration procedure must be done first. Refer to your programmer manual.
2. DC Calibration consists of measuring and adjusting critical DC voltage levels generated by the UniPak 2B.
3. Waveform Observation (optional) enables observation of waveforms on an oscilloscope to ensure compliance with the device manufacturers' critical voltage and timing specifications.

#### NOTE

The optional waveform test are required only if the instrument consistently gives low yields even after calibration. They will provide tests at individual family/pinout codes. The material for these tests are not included with this reference data. They are available upon request from the Data I/O corporate service department. Please include a list of the family/pinout codes for which you desire waveforms with your request.



The first part of the calibration procedure (power supply calibration) varies with the type of programmer you have. Therefore, this manual refers you to your programmer manual for details on power supply calibration. DC calibration is discussed in section 5.2. The optional verify voltage checks and the optional waveform observation are available upon request.

The following equipment is necessary to calibrate the UniPak 2B:

- o Data I/O calibration extender (part number 910-1521)
- o Three and a half-digit digital voltmeter (DVM). The dcV accuracy of the DVM must be  $\pm 0.25\%$  or better.
- o Dual-trace oscilloscope (Tektronix 465 or equivalent)

Check the appropriate programmer manual for any additional equipment that you may need to calibrate the programmer.

To prepare your UniPak 2B for calibration, follow the procedures outlined below.

1. Turn the programmer power off (see the programmer manual for details).
2. Remove the UniPak 2B from the programmer; see section 2 for details.
3. Insert the calibration extender into the programmer the same way you insert the UniPak 2B (see section 2).
4. Unscrew the two thumb screws (captive fasteners) located on the underside of the top cover of the UniPak 2B (figure 4-1); they connect the card cage to the socket assembly. Separate the two parts of the assembly.

#### CAUTION

Do not let the fasteners short to the motherboard.

5. Insert the 64-pin connector of the card cage into the mating connector on the calibration extender (figure 5-1b).
6. Lean the top portion of the UniPak 2B against its bottom portion at a 45-degree angle (see figure 5-1).

#### NOTE

Be sure the socket assembly flange locks the card cage flange (see figure 5-1a). Do not allow the frame of the socket assembly to short to the memory board. Be careful not to strain the cable or scratch the top of the programmer.




Figure 5-1. Calibration Setup

## 5.2 DC CALIBRATION

The DC calibration procedure described in this section enables you to adjust critical DC voltage levels generated by the UniPak 2B. To follow this procedure, use the measurement chart (table 5-1) located at the end of this section. The measurement chart contains the information needed for all DC calibration tests. The information is included on the measurement chart in columns with the following headings:

- o Step No. tells which step to use for each test. Step numbers are set at the programmer keyboard and reflected in the display.
- o Test No. identifies individual tests.
- o Test Description identifies the functions being tested.
- o Measurement Test Location tells which socket pins, circuit boards, or test points to probe for measuring voltages.

- o Measurement specifies allowable measurement ranges. If a reading falls outside the range and you cannot adjust it to within the range, do not use the UniPak 2B until the problem is corrected.
- o Adjustment Location tells which potentiometer to adjust if a measurement is out of range.
- o Comments gives special instructions for particular tests.

The DC calibration procedure is as follows:

**CAUTION**

Remove all devices from the sockets before entering the calibration mode (see section 2 for details). Waveform generation may damage any device in the UniPak 2B sockets.

1. Turn the programmer power on (see the programmer manual).
2. Put the programmer into the calibration mode by following the key sequences in table 5-2.

Programmer System	Table 5-2 Key Sequence to Access the Calibration Mode		
	Enter Calibration Mode	Key Sequence To:	
		Increment Step No.	Decrement Step No.
19	Press SELECT		
	Press C2		
	Press ENTER	Press ENTER	Press REVIEW
	Enter Step Number*		
	Press Start		
29A/29B	Press SELECT		
	Press C1		
	Press START	Press START	Press REVIEW
	Enter Step Number*		
	Press Start		
100A	Press SELECT		
	Press 12	Press START	Press BACKSPACE
	Enter Step Number*		
	Press Start		

\*Optional

3. Perform the calibration steps on the measurement chart (table 5-1). For steps 5, 6, and 7, refer to figures 5-4 through 5-10 located at the end of the measurement chart to observe the bit switch rise waveform, the DAC step waveforms, and the current DAC step waveform.

For each general calibration step on the measurement chart do the following:

- o Take measurement readings at the device sockets or test points indicated on the measurement chart; figure 5-2 shows the pin numbers for the sockets; figure 5-3 shows test points.
- o Ground the digital voltmeter to socket 7, pin 8 on the front panel of UniPak 2B.
- o The adjustment pots on the waveform generator, memory board, and the address card enable you to make adjustments when your measurements do not match the measurement chart; figure 5-3 shows the location of these adjustment points.




Figure 5-2. Pin Numbers of Device Sockets




Figure 5-3. Adjustment Locations

- o Access each new step by pressing the START (or ENTER) key. The new step number will appear in the display when the UniPak 2B is ready for the next step. To go back to a previous test, press the REVIEW (or BACKSPACE) key.

Table 5-1 Measurement Chart

TEST STEP NO.	TEST DESCRIPTION	MEASUREMENT LOCATION	MIN	MEASUREMENT NOM	MAX	ADJUSTMENT LOCATION	COMMENTS
01	V reference supply	Card 701-1655 TP2	14.40 V	14.5 V	14.60 V	R6, 701-1655	
02	Load supply (high range)	Card 701-1655 TP4	25.0 V	26.0 V	26.0 V		
03	Load supply (low range)	Card 701-1655 TP3	25.0 V	26.0 V	26.0 V		
04	Vcc Supply	Socket 1 Pin(s) 24	11.90 V	12.0 V	12.10 V	R52, 701-1690	
05	CE Supply	Socket 1 Pin(s) 20	32.7 V	33.0 V	33.2 V	R15, 701-1690	
06	Bit Supply	Socket 1 Pin(s) 9	25.7 V	26.0 V	26.2 V	R31, 701-1690	
07	Address Supply	Socket 1 Pin(s) 8	14.8 V	15.0 V	15.2 V	R28, 702-1650	
08	V reference supply	Card 701-1655 TP2	6.70 V	6.90 V	6.90 V		
09	Load Supply	Card 701-1655 TP3	10.3 V	11.7 V	11.7 V		
10	V reference supply	Card 701-1655 TP2	3.30 V	3.50 V	3.50 V		
11	Current source 20 mA	Socket 1 Pin(s) 9	19.5 mA	20.0 mA	20.5 mA	R3, 702 1650	Use a 100-ohm, 2W carbon comp resistor in series with the current meter
12	Current source supply	Socket 1 Pin(s) 9	118.0 mA	120.0 mA	122.0 mA	R2, 702-1650	Use a 100-ohm, 2W carbon comp resistor in series with the current meter
13	Bit switch rise waveform	Socket 1 Pin(s) 14					See waveform in figure 5-4
14	DAC Step Waveforms	Socket 1 Pin(s) 14					See waveform in figure 5-5
15	Vcc	Socket 1 Pin(s) 24					See waveform in figure 5-6
16	Bit Supply	Card 701-1690 TP2					See waveform in figure 5-7
17	CE Supply	Card 701-1690 TP1					See waveform in figure 5-8
18	Vref Supply	Card 701-1655 TP2					See waveform in figure 5-8
19	Load Supply	Card 701-1655 TP3					See waveform in figure 5-9
20	Current DAC step waveform	Socket 1 Pin(s) 9					Place a 200-ohm, 5W resistor between pins 9 and 12 of socket 1 (See figure 5-10)
21	All voltages off	All sockets All pins	-0.1 V		0.4 V		
22	Socket 1 LED	Socket 1 Pin(s) 24	11.8 V		12.1 V		Confirm the socket 1 LED is on
23	Vcc Supply load						Place a 20-ohm, 2W resistor between pins 24 and 12 of socket 1
24	No Operation						
25	CE Supply load	Socket 1 Pin(s) 20	32.3 V		33.2 V		Place a 100-ohm, 10W resistor between pins 20 and 12 of socket 1
26	Pin 18 voltage switch	Socket 1 Pin(s) 18	32.7 V		33.2 V		
27	Pin 21 voltage switch	Socket 1 Pin(s) 21	32.7 V		33.2 V		
28	Bit supply Load	Socket 1 Pin(s) 11	25.2 V		26.0 V		Place a 100-ohm, 5W resistor between pins 11 and 12 of socket 1
29	Pin 19 voltage switch	Socket 1 Pin(s) 19	25.6 V		26.2 V		
30	Vcc voltage linearity	Socket 1 Pin(s) 24	3.90 V		4.10 V		
31	CE Supply linearity	Socket 1 Pin(s) 18	23.0 V		23.5 V		Place a 2.2 Kohm, 1/2W resistor between pins 12 and 18 of socket 1
32	Address Supply	Socket 1 Pin(s) 8	4.70 V		5.30 V		
33	-5V Supply	Socket 1 Pin(s) 21	-5.2 V		-4.6 V		
34	12V Supply	Socket 1 Pin(s) 20	11.4 V		12.6 V		
35	Clamp Supply	Socket 1 Pin(s) 11	20.5 V		21.5 V		
36	Current source linearity	Socket 1 Pin(s) 11	88.0 mA		92.0 mA		Use a 100-ohm, 2W carbon comp resistor in series with the current meter
37	Vcc voltage linearity	Socket 1 Pin(s) 24	4.90 V		5.10 V		
38	CE Supply linearity	Socket 1 Pin(s) 21	11.4 V		12.0 V		
39	Clamp Supply linearity	Socket 1 Pin(s) 9	6.7 V		7.3 V		

Table 5-1 Measurement Chart (continued)

STEP	TEST NO.	TEST DESCRIPTION	MEASUREMENT LOCATION	MIN	MEASUREMENT NOM	MAX	ADJUSTMENT LOCATION	COMMENTS
15	39	Vcc voltage linearity	Socket 1 Pin(s) 24	5.90 V		6.10 V		Confirm that socket 6 LED is on
	40	I source and pulldowns	Socket 1 Pin(s) 9,11,14,16	2.0 V		2.6 V		
16	41	I source and pulldowns	Socket 1 Pin(s) 10,13,15,17	0.0 V		1.0 V		
	42	I source and pulldowns	Socket 1 Pin(s) 10,13,15,17	2.0 V		2.6 V		
17	43	I source and pulldowns	Socket 1 Pin(s) 9,11,14,16	0.0 V		1.0 V		
	44	Pinout Cartridge #1 LED	Socket 6 Pin(s) 28	4.90 V		5.10 V		
	45	Vcc voltage supply	Socket 6 Pin(s) 2,3,5,7,9,	3.5 V		8.0 V		
	46	Odd address and data high	11,13,16,18,20,22,24,26					
	47	Even address and data low	Socket 6 Pin(s) 1,4,6,8,10,	-0.1 V		0.4 V		
18	48	Odd address and data low	12,15,17,19,21,23,25,27	-0.1 V		0.4 V		
	49	Even address and data high	Socket 6 Pin(s) 2,3,5,7,9,	3.5 V		6.0 V		
	50	Odd data lines high	11,13,16,18,20,22,24,26					
19	51	Even data lines pullups	Socket 6 Pin(s) 1,4,6,8,10,	28.5 V		26.5 V		
	52	Odd data lines pullups	12,15,17,19,21,23,25,27	4.5 V		5.5 V		
20	53	Even data lines high	Socket 6 Pin(s) 11,13,16,18	4.5 V		5.5 V		
21	54	Socket 2 LED	Socket 6 Pin(s) 12,15,17,19	25.5 V		26.5 V		
22	55	Vcc voltage supply	Socket 2 Pin(s) 20	4.90 V		5.10 V		
23	56	Vcc voltage supply	Socket 7 Pin(s) 16	4.90 V		5.10 V		
24	57	Vcc voltage supply	Socket 5 Pin(s) 16	4.90 V		5.10 V		
25	58	Vcc voltage supply	Socket 4 Pin(s) 18	4.90 V		5.10 V		
26	59	Vcc voltage supply	Socket 3 Pin(s) 20	4.90 V		5.10 V		
	60	Vcc pullup 1 on	Socket 1 Pin(s) 24	4.0 V		5.2 V		
	61	Vcc pullup 2 on	Socket 2 Pin(s) 20	4.0 V		5.2 V		
	62	Vcc pullup 3 on	Socket 3 Pin(s) 20	4.0 V		5.2 V		
	63	Vcc pullup 4 on	Socket 4 Pin(s) 18	4.0 V		5.2 V		
	64	Vcc pullup 5 on	Socket 5 Pin(s) 16	4.0 V		5.2 V		
		Vcc pullup 6 on	Socket 6 Pin(s) 28	4.0 V		5.2 V		
		Vcc pullup 7 on	Socket 7 Pin(s) 16	4.0 V		5.2 V		

## SECTION 6

### TROUBLESHOOTING

#### 6.1 INTRODUCTION

This section will help you interpret and isolate failures in the UniPak 2B. Use it in conjunction with section 3 (Circuit Description) and the schematics provided in the back of this manual.

There are three major classes of failures that can occur in a system comprised of a programmer and a UniPak 2B. The first is no system operation, the second is poor yields, and the third is UniPak 2B failure.

After successfully troubleshooting the UniPak 2B, you must calibrate it according to the instructions in section 5. It is very important that the programmer be calibrated before the UniPak 2B is calibrated.

#### 6.2 NO SYSTEM OPERATION

You should perform the following steps if the system will not initialize with the UniPak 2B installed. After completing each step, determine whether the problem still exists.

1. Check to be sure the UniPak 2B is properly installed in your programmer.
2. Check the UniPak 2B programmer mating connector (J1) for bent or broken pins. (Pin HH is intentionally shorter.)
3. Check the UniPak 2B cards to be sure they are correctly installed in their connectors (refer to section 4).
4. Check the ribbon cable to be sure it is properly inserted in the connectors (refer to section 4).
5. Check the programmer power supplies for proper voltage output levels (refer to the programmer manual).
6. Check the ground cable connection.
7. If steps 1 through 6 fail to isolate the problem, contact your local Data I/O Service Center.

#### 6.3 POOR YIELDS

Perform the following procedure if the yield rate begins to decrease. After completing each step, determine whether the problem still exists.

1. Calibrate the programmer (refer to the programmer manual).
2. Calibrate the UniPak 2B (refer to section 5).



If the poor yields persist contact your local Data I/O Service Center for assistance. They will provide service or, if you wish to continue the tests yourself, they will provide you, through the factory, with waveform and voltage tests for individual family/pinout codes. Please provide a list of the family/pinout codes that you require if you desire this service.

#### 6.4 UNIPAK 2B FAILURE

Perform the following procedure if a device will not program at all, or if error messages are displayed. After completing each step, determine whether the problem still exists.

1. Check that the family and pinout codes are correct for the device, and that the device is being inserted in the correct socket.
2. If possible, try a known-good device to determine whether there is a hardware problem.
3. Check to be sure the UniPak 2B is properly installed.
4. Check the UniPak 2B programmer mating (J1) connector for bent or broken pins. (Pin HH is intentionally shorter.)
5. Check the UniPak 2B cards to be sure they are correctly installed in their connectors (refer to section 4).
6. Check to be sure the ribbon cable is correctly oriented and properly inserted in the connectors.
7. Check the ground cable connection.
8. Perform a complete calibration, noting any measurements falling outside the indicated limits. Refer to the corresponding test number in table 6-1 for suspected boards and components, as well as the circuit description (section 3) and the schematics (Appendix B), to attempt to isolate the problem.
9. Perform waveform observations and note any discrepancies. Referring to the circuit description and the schematics may be helpful in isolating the problem.
10. If steps 1 through 9 fail to resolve the problem, contact your local Data I/O Service Center.

Table 6-1 Troubleshooting Chart

TEST NO.	SUSPECT BOARDS	SUSPECT COMPONENTS
1	701-1655	VR1, U17, U25, R8
2	701-1655	VR1, U16, U25, Q1, Q2, Q3, R8
3	701-1655	VR1, U16, U25, Q2, R8
4	701-1690	U15, U7, U12, Q21, R52, CR15, CR16, VR1, Q15, U19, U20
	701-0153	CR26, U2, CR22
5	701-1690	U14, U7, U3, Q3, R15, CR4, CR3, U10, U9, U11, Q24, Q25, Q19, CR14, Q16, U18, U17, VR1, Q15, U19, U20
	701-0153	C15, R19, CR54
6	701-1690	U13, U7, U6, Q9, R31, CR10, CR11, Q2, CR19, U19, VR1, U20, Q15, Q25, U11
	701-1655	U23, R1, Q15, Q17, RP8, RP3, RP4, RP2, Q4, U24, U11, CR6
	701-0153	Q3, Q6, Q5, U3, Q4
7	702-1650	U23, U22, VR2, Q2, R28
	701-1655	U4, U14, U20
	701-0153	CR19, Q1, U6
8	701-1655	VR1, U17, U25, R8
9	701-1655	VR1, U16, U25, Q2, R8
10	701-1655	VR1, U17, U25, R8
11	702-1650	U17, Q3, R3, VR1, U2, Q1, CR1, CR2
	701-1655	U23, R1, Q15, Q17, RP8, RP3, RP4, RP2, Q4, CR6, U24, U11
12	702-1650	U17, Q3, R3, VR1, U2, Q1, CR1, CR2, VR3, U22, U5, U11, R2
	701-1655	U23, R1, Q15, Q17, RP8, RP3, RP4, RP2, Q4, CR6, U24, U11
13	701-1690	U17, U18, U11, Q22, Q25, Q2, CR19
	701-1655	U23, R1, RP8, Q16, RP3, Q14, RP4, RP2, Q12, U19, U24, CR9
14	701-1690	U15, U7, U12, Q21, U16
	701-0153	CR26, U2, CR22
15	701-1690	U16, U13, U7, U6, Q9
16	701-1655	U16, U14, U7, U3, Q3

Table 6-1 Troubleshooting Chart (continued)

TEST NO.	SUSPECT BOARDS	SUSPECT COMPONENTS
17	701-1655	U26, U17, U25, VR1
18	701-1655	U26, U16, U25, VR1, Q2
19	702-1650 701-1655	U5, U22, U17, U11, Q3, U2, CR1, CR2, Q1, U16 U23, R1, RP8, Q15, RP3, Q17, RP4, RP2, Q4, CR6, U11, U24
20	701-1690 701-1655 701-0153	
21	701-0153 701-1655	U10, DS1 U18
22	701-1690 701-0153	U15, U7, U12, Q21, CR15, CR16, U16 CR26, U2, CR22
23	NO OPERATION	
24	701-1690 701-0153	U16, U14, U7, U3, Q3, U9, U10, U11, Q24, Q25, Q19, CR14, Q16, CR4, CR3 C15, R19
25	701-1690 701-0153	U16, U14, U7, U3, Q3, U9, U10, U11, Q24, Q25, U5, Q6, Q8, CR8, CR4, CR3 C15, R19
26	701-1690 701-0153	U16, U14, U7, U3, Q3, U9, U10, U11, Q24, Q25, U5, Q13, CR9, Q4, Q10, Q12, Q5, Q7, CR4, CR3, CR18, Q20, U7 C15, R19
27	701-1690 701-1655 701-0153	U16, U13, U7, U6, Q9, CR10, CR11, Q2, CR19 U23, R1, Q16, RP3, Q17, RP4, RP2, Q8, CR9, U19, U24, R23 Q3, Q6, Q5, U3, Q4
28	701-1690	U16, U13, U7, U6, Q9, Q2, Q18, U17, Q11, CR2, Q14, U5
29	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 CR26, U2, CR22
30	701-1690 701-0153	U16, U14, U7, U3, Q3, CR4, CR3, U9, U10, U11, Q24, Q25, U5, Q6, Q8, CR8 C15, R19

Table 6-1 Troubleshooting Chart (continued)


TEST NO.	SUSPECT BOARDS	SUSPECT COMPONENTS
31	702-1650	U23, U22, VR2, Q2, R28
	701-0153	CR19, Q1, U6
	701-1655	U4, U14, U20
32	701-1690	U18, U10, U5, U7, Q20, Q7, Q5, Q12, U9, CR9, Q13, U11, Q24
	701-0153	CR53, C15, R19
33	701-1690	U11, CR17, VR2, U18, Q19, Q16, U9, Q24, U10
	701-0153	CR54, R19, C15
34	701-1690	U16, U13, U7, U6, Q9, CR10, CR11
	701-0153	CR15, CR16, CR17, U3, CR18, Q6, CR46, C16, Q5, Q4
	702-1650	U5, VR3, U22, U17, U11, Q3, U2, Q1, CR1, CR2, VR1
	701-1655	U19, U24, U23, R1, Q16, RP3, Q17, RP4, RP2, Q8, CR9
35	702-1650	U5, VR3, U22, U17, U11, Q3, U2, Q1, CR1, CR2, VR1
	701-1655	U19, U24, U23, R1, Q16, RP3, Q17, RP4, RP2, Q8, CR9
36	701-1690	U16, U15, U7, U12, Q21, CR15, CR16
	701-0153	CR26, U2, CR22
37	701-1690	U16, U14, U7, U3, Q3, CR4, CR3, U9, U10, U11, Q24, Q25, U5, Q13, CR9, Q7, Q5, Q12, Q20, U7, CR18
	701-0153	C15, R19
38	701-1690	U16, U13, U7, U6, Q9, CR10, CR11
	701-0153	CR15, CR16, CR17, U3, CR18, Q6, CR44, C16, Q5, Q4
	702-1650	U5, VR3, U22, U17, U11, Q3, U2, Q1, CR1, VR1, CR2
	701-1655	U24, U11, U23, R1, RP8, Q15, RP3, Q17, RP4, RP2, Q4, CR9
39	701-1690	U16, U15, U7, U12, Q21, CR15, CR16
	701-0153	CR26, U2, CR22
40	701-1655	VR1, U16, U25, Q2, RP5, U28, U22, CR9, CR6, U24, U11, U19, CR4, CR7, R17
	701-0153	Q3, CR3, CR4, CR5, CR6, CR7, CR8, CR9, CR10, R17, CR44, CR46, CR57, CR59
41	701-1655	VR1, U16, U25, Q2, RP5, U28, U22, CR9, U24, U11, U19, CR4
	701-0153	Q3, CR3, CR4, CR5, CR6, CR7, CR8, CR9, CR10, R17, CR45, CR56, CR58, CR60
42	701-1655	VR1, U16, U25, Q2, RP5, U28, U22, CR9, U24, U11, U19, CR4
	701-0153	Q3, CR3, CR4, CR5, CR6, CR7, CR8, CR9, CR10, R17, CR45, CR56, CR58, CR60

Table 6-1 Troubleshooting Chart (continued)

TEST NO.	SUSPECT BOARDS	SUSPECT COMPONENTS
43	701-1655	VR1, U16, U25, Q2, RP5, U28, U22, CR9, CR6, U24, U11, U19, CR4, CR7, R17
	701-0153	Q3, CR3, CR4, CR5, CR6, CR7, CR8, CR9, CR10, R17, CR44, CR46, CR57, CR59
44	701-0153	U10
	701-1655	U18
	701-0154	DS1
45	701-1690	U16, U15, U7, U12, Q21, CR15, CR16
	701-0153	CR22, U2
	701-0154	CR12, C2
46	701-1655	U2, U3, U4, U14, U24, U16, U25, Q2
	702-1650	U23, U22, VR2, Q2
	701-0153	CR19, Q1, U6, U5, U4
	701-1690	Q7, Q5, Q12, U5, U9
47	701-1655	U2, U3, U4, U14, U24, U16, U25, Q2
	702-1650	U23, U24, VR2, Q2
	701-0153	CR19, Q1, U6, U5, U4
	701-1690	Q7, Q5, Q12, U5, U9
48	701-1655	U2, U3, U4, U14, U24, U16, U25, Q2
	702-1650	U23, U22, VR2, Q2
	701-0153	CR19, Q1, U6, U5, U4
	701-1690	Q7, Q5, Q12, U5, U9
49	701-1655	U2, U3, U4, U14, U24, U16, U25, Q2
	702-1650	U23, U22, VR2, Q2
	701-0153	CR19, Q1, U6, U5, U4
	701-1690	Q7, Q5, Q12, U5, U9
50	701-1655	Q4, Q8, Q12, Q5, Q14, Q15, Q16, Q17, U23, U24, U16, U25, Q2
	701-1690	U13, U7, U6, Q9, CR10, CR11, Q2, Q25, CR19
51	701-1655	Q6, Q11, Q9, Q7, Q14, Q15, Q16, Q17, U23, U24, U16, U25, Q2
	701-1690	U13, U7, U6, Q9, CR10, CR11, Q2, Q25, CR19
52	701-1655	Q4, Q8, Q12, Q5, Q14, Q15, Q16, Q17, U23, U24, U16, U25, Q2
	701-1690	U13, U7, U6, Q9, CR10, CR11, Q2, Q25, CR19
53	701-1655	Q6, Q11, Q9, Q7, Q14, Q15, Q16, Q17, U23, U24, U16, U25, Q2
	701-1690	U13, U7, U6, Q9, CR10, CR11, Q2, Q25, CR19

Table 6-1 Troubleshooting Chart (continued)

TEST NO.	SUSPECT BOARDS	SUSPECT COMPONENTS
54	701-0153 701-1655	DS3, U10 U18
55	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 CR27, U2, C18, CR22
56	701-0153 701-1655	DS6, U10 U18
57	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 U2, CR82, C25, CR22
58	701-0153 701-1655	DS2, U10 U18
59	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 U2, CR48, C13, CR22
60	701-0153 701-1655	DS5, U10 U18
61	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 U2, CR72, C23, CR22
62	701-0153 701-1655	DS4, U10 U18
63	701-1690 701-0153	U16, U15, U7, U12, Q21, CR15, CR16 U2, CR69, C20, CR22
64	701-0153 701-1655	Q2, CR2, R11, R12, R13, R26, R27, R28, R29, R8, CR22, U2 U18, U22
65	701-1690 701-1655 701-0153 701-0154	U16, U15, U7, U12, Q21, CR15, CR16 VR1, U16, U17, U25, Q2, Q3, Q1, R8 CR22, CR82, CR48, CR72, CR69, CR27, CR26, U2 CR12
66	701-1690 701-1655 701-0153 701-0154	U16, U15, U7, U12, Q21, CR15, CR16 VR1, U16, U17, U25, Q2, Q3, Q1, R8 CR22, CR82, CR48, CR72, CR69, CR27, CR26, U2 CR12



**REVISIONS**

TR	DESCRIPTION	DR	CHK	APPRD	DATE
A	RELEASE				4/82
B	ECN 4780	CL			5/82
C	ECN 4788	CL			5/82
D	ECN 4827	CL			5/82
E	ECN 4889	BV			5/83
F	Insert, Abcn Sl. Pkg. Sep. 015r.	SH			5/84

**NOTES:** UNLESS OTHERWISE SPECIFIED.  
 1. RESISTORS ARE 1/4W AND IN OHMS, 5%  
 2. CAPACITORS ARE 50V AND IN MICROFARADS 10%.  
 3. LAST REFERENCE DESIGNATORS USED:  
 R33, Q15, Q14, V13, U23, Q3, V1, JP2  
 REFERENCE DESIGNATORS NOT USED:  
 U1, R22, R23

**4. CONNECTIONS NOT SHOWN:**

I.C. NO.	+	-	GND
U4	14	7	7
U11	14	14	7
U17	14	14	7

**5. UNUSED GATES:**

U8A, U8B, U8C, U8D, U8E, U8F, U8G, U8H, U8J, U8K, U8L, U8M, U8N, U8P, U8Q, U8R, U8S, U8T, U8V, U8W, U8X, U8Y, U8Z, U8AA, U8AB, U8AC, U8AD, U8AE, U8AF, U8AG, U8AH, U8AJ, U8AK, U8AL, U8AM, U8AN, U8AP, U8AQ, U8AR, U8AS, U8AT, U8AU, U8AV, U8AW, U8AX, U8AY, U8AZ, U8BA, U8BB, U8BC, U8BD, U8BE, U8BF, U8BG, U8BH, U8BJ, U8BK, U8BL, U8BM, U8BP, U8BQ, U8BR, U8BS, U8BT, U8BU, U8BV, U8BW, U8BX, U8BY, U8BZ, U8CA, U8CB, U8CC, U8CD, U8CE, U8CF, U8CG, U8CH, U8CJ, U8CK, U8CL, U8CM, U8CN, U8CP, U8CQ, U8CR, U8CS, U8CT, U8CU, U8CV, U8CW, U8CX, U8CY, U8CZ, U8DA, U8DB, U8DC, U8DD, U8DE, U8DF, U8DG, U8DH, U8DJ, U8DK, U8DL, U8DM, U8DN, U8DP, U8DQ, U8DR, U8DS, U8DT, U8DU, U8DV, U8DW, U8DX, U8DY, U8DZ, U8EA, U8EB, U8EC, U8ED, U8EE, U8EF, U8EG, U8EH, U8EJ, U8EK, U8EL, U8EM, U8EN, U8EP, U8EQ, U8ER, U8ES, U8ET, U8EU, U8EV, U8EW, U8EX, U8EY, U8EZ, U8FA, U8FB, U8FC, U8FD, U8FE, U8FF, U8FG, U8FH, U8FJ, U8FK, U8FL, U8FM, U8FN, U8FP, U8FQ, U8FR, U8FS, U8FT, U8FU, U8FV, U8FW, U8FX, U8FY, U8FZ, U8GA, U8GB, U8GC, U8GD, U8GE, U8GF, U8GG, U8GH, U8GJ, U8GK, U8GL, U8GM, U8GN, U8GP, U8GQ, U8GR, U8GS, U8GT, U8GU, U8GV, U8GW, U8GX, U8GY, U8GZ, U8HA, U8HB, U8HC, U8HD, U8HE, U8HF, U8HG, U8HJ, U8HK, U8HL, U8HM, U8HN, U8HP, U8HQ, U8HR, U8HS, U8HT, U8HU, U8HV, U8HW, U8HX, U8HY, U8HZ, U8IA, U8IB, U8IC, U8ID, U8IE, U8IF, U8IG, U8IH, U8IJ, U8IK, U8IL, U8IM, U8IN, U8IP, U8IQ, U8IR, U8IS, U8IT, U8IU, U8IV, U8IW, U8IX, U8IY, U8IZ, U8JA, U8JB, U8JC, U8JD, U8JE, U8JF, U8JG, U8JH, U8JJ, U8JK, U8JL, U8JM, U8JN, U8JP, U8JQ, U8JR, U8JS, U8JT, U8JU, U8JV, U8JW, U8JX, U8JY, U8JZ, U8KA, U8KB, U8KC, U8KD, U8KE, U8KF, U8KG, U8KH, U8KJ, U8KK, U8KL, U8KM, U8KN, U8KP, U8KQ, U8KR, U8KS, U8KT, U8KU, U8KV, U8KW, U8KX, U8KY, U8KZ, U8LA, U8LB, U8LC, U8LD, U8LE, U8LF, U8LG, U8LH, U8LJ, U8LK, U8LL, U8LM, U8LN, U8LP, U8LQ, U8LR, U8LS, U8LT, U8LU, U8LV, U8LW, U8LX, U8LY, U8LZ, U8MA, U8MB, U8MC, U8MD, U8ME, U8MF, U8MG, U8MH, U8MJ, U8MK, U8ML, U8MM, U8MN, U8MP, U8MQ, U8MR, U8MS, U8MT, U8MU, U8MV, U8MW, U8MX, U8MY, U8MZ, U8NA, U8NB, U8NC, U8ND, U8NE, U8NF, U8NG, U8NH, U8NJ, U8NK, U8NL, U8NM, U8NP, U8NQ, U8NR, U8NS, U8NT, U8NU, U8NV, U8NW, U8NX, U8NY, U8NZ, U8OA, U8OB, U8OC, U8OD, U8OE, U8OF, U8OG, U8OH, U8OJ, U8OK, U8OL, U8OM, U8ON, U8OP, U8OQ, U8OR, U8OS, U8OT, U8OU, U8OV, U8OW, U8OX, U8OY, U8OZ, U8PA, U8PB, U8PC, U8PD, U8PE, U8PF, U8PG, U8PH, U8PJ, U8PK, U8PL, U8PM, U8PN, U8PP, U8PQ, U8PR, U8PS, U8PT, U8PU, U8PV, U8PW, U8PX, U8PY, U8PZ, U8QA, U8QB, U8QC, U8QD, U8QE, U8QF, U8QG, U8QH, U8QJ, U8QK, U8QL, U8QM, U8QN, U8QP, U8QQ, U8QR, U8QS, U8QT, U8QU, U8QV, U8QW, U8QX, U8QY, U8QZ, U8RA, U8RB, U8RC, U8RD, U8RE, U8RF, U8RG, U8RH, U8RJ, U8RK, U8RL, U8RM, U8RN, U8RP, U8RQ, U8RR, U8RS, U8RT, U8RU, U8RV, U8RW, U8RX, U8RY, U8RZ, U8SA, U8SB, U8SC, U8SD, U8SE, U8SF, U8SG, U8SH, U8SJ, U8SK, U8SL, U8SM, U8SN, U8SP, U8SQ, U8SR, U8SS, U8ST, U8SU, U8SV, U8SW, U8SX, U8SY, U8SZ, U8TA, U8TB, U8TC, U8TD, U8TE, U8TF, U8TG, U8TH, U8TJ, U8TK, U8TL, U8TM, U8TN, U8TP, U8TQ, U8TR, U8TS, U8TT, U8TU, U8TV, U8TW, U8TX, U8TY, U8TZ, U8UA, U8UB, U8UC, U8UD, U8UE, U8UF, U8UG, U8UH, U8UJ, U8UK, U8UL, U8UM, U8UN, U8UP, U8UQ, U8UR, U8US, U8UT, U8UU, U8UV, U8UW, U8UX, U8UY, U8UZ, U8VA, U8VB, U8VC, U8VD, U8VE, U8VF, U8VG, U8VH, U8VJ, U8VK, U8VL, U8VM, U8VN, U8VP, U8VQ, U8VR, U8VS, U8VT, U8VU, U8VV, U8VW, U8VX, U8VY, U8VZ, U8WA, U8WB, U8WC, U8WD, U8WE, U8WF, U8WG, U8WH, U8WJ, U8WK, U8WL, U8WM, U8WN, U8WP, U8WQ, U8WR, U8WS, U8WT, U8WU, U8WV, U8WW, U8WX, U8WY, U8WZ, U8XA, U8XB, U8XC, U8XD, U8XE, U8XF, U8XG, U8XH, U8XJ, U8XK, U8XL, U8XM, U8XN, U8XP, U8XQ, U8XR, U8XS, U8XT, U8XU, U8XV, U8XW, U8XX, U8XY, U8XZ, U8YA, U8YB, U8YC, U8YD, U8YE, U8YF, U8YG, U8YH, U8YJ, U8YK, U8YL, U8YM, U8YN, U8YP, U8YQ, U8YR, U8YS, U8YT, U8YU, U8YV, U8YW, U8YX, U8YY, U8YZ, U8ZA, U8ZB, U8ZC, U8ZD, U8ZE, U8ZF, U8ZG, U8ZH, U8ZJ, U8ZK, U8ZL, U8ZM, U8ZN, U8ZP, U8ZQ, U8ZR, U8ZS, U8ZT, U8ZU, U8ZV, U8ZW, U8ZX, U8ZY, U8ZZ


**DATA I/O**

**SCHEMATIC DIAGRAM, MEMORY BOARD**

DATE: 3/17/82  
 SIZE: CODE SUBJECT: DRAWING NO. 30-702-1650  
 DESIGNED BY: KONG  
 CHECKED BY: KONG  
 SCALE: NONE  
 SHEET 1 OF 2

P/N 702-1650-004

TR	DESCRIPTION	DR	CHK	APPR'D	DATE
F	SEE SHEET ONE				



APPROVALS:		UNLESS OTHERWISE SPECIFIED:	
DESIGN ENGR.	DATE	CONTRACT NUMBER	DATE
WIRING ENGR.	DATE	ORDER NUMBER	DATE
QUAL. ASSUR.	DATE	REV. NO.	DATE
ENGR. MGR.	DATE	SCALE	SCALE

**TITLE**  
SCHEMATIC DIAGRAM,  
MEMORY BOARD

30-702-1650


SHEET 2 OF 2




8 7 6 5 4 3 2



ADDRESS LATCH




SECONDARY DECODE




DATA LATCH




H.O. ADDRESS LATCH




COMPARATOR GATE/MUX



SUPPLY COMPARATORS



UNUSED GATES: \*PROG



NOT SHOWN

IC NO.	*5
U22	PN14
U14	PN7
	PN7

RAW (28B) \*18



\*PROG




74LS08



P1



74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN


30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1




30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05



M P1



30-701-1655-002 SHOWN

30-701-1655

PAGE 1/PAGE 0

74LS05

DATA COMPARATORS



DATA SWITCHES

REV	DESCRIPTION	DR	CHK	APP'D	DATE
1	SEE SHEET ONE	SW	TC	CL	2/10

INCHES

2


1



APPROVALS:		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES.	
DESIGN ENGR	DATE	DESIGNED BY	DATE
MFG ENGR	DATE	MANUFACTURED BY	DATE
QUAL ASSUR	DATE	DATE DRAWN BY & V	DATE
ENGR MGR	DATE	CHECKED BY	DATE

<b>DATA I/O</b>		TITLE	
SCHEMATIC DIAGRAM,		ADDRESS CARD	
SIZE	CODE	IDENT	DRAWING NO.
D	10	SA189	30-701-1655
SCALE	NONE	SHEET	2 OF 2

ITEM	DESCRIPTION	REV	DATE
A	REVISION		



NOTES: ALL RESISTORS SPECIFIED ARE 1% TOLERANCE UNLESS OTHERWISE SPECIFIED.  
 ALL CAPACITORS ARE IN MICROFARADS UNLESS OTHERWISE SPECIFIED.  
 ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE SPECIFIED.  
 ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.  
 ALL DIMENSIONS ARE TO CENTER UNLESS OTHERWISE SPECIFIED.

PN 701-0153-001


REV	DATE	BY	CHKD	APP'D	DESCRIPTION
1	11/14/78	Ball	Ball		ISSUED FOR PRODUCTION
2	11/14/78	Ball	Ball		REVISED DIMENSIONS ARE IN INCHES
3	11/14/78	Ball	Ball		TOLERANCES UNLESS OTHERWISE SPECIFIED: DIM 1 ANNOTATION
4	11/14/78	Ball	Ball		NO NOT SCALE DRAWING
5	11/14/78	Ball	Ball		
6	11/14/78	Ball	Ball		
7	11/14/78	Ball	Ball		
8	11/14/78	Ball	Ball		
9	11/14/78	Ball	Ball		
10	11/14/78	Ball	Ball		
11	11/14/78	Ball	Ball		
12	11/14/78	Ball	Ball		
13	11/14/78	Ball	Ball		
14	11/14/78	Ball	Ball		
15	11/14/78	Ball	Ball		
16	11/14/78	Ball	Ball		
17	11/14/78	Ball	Ball		
18	11/14/78	Ball	Ball		
19	11/14/78	Ball	Ball		
20	11/14/78	Ball	Ball		
21	11/14/78	Ball	Ball		
22	11/14/78	Ball	Ball		
23	11/14/78	Ball	Ball		
24	11/14/78	Ball	Ball		
25	11/14/78	Ball	Ball		
26	11/14/78	Ball	Ball		
27	11/14/78	Ball	Ball		
28	11/14/78	Ball	Ball		
29	11/14/78	Ball	Ball		
30	11/14/78	Ball	Ball		
31	11/14/78	Ball	Ball		
32	11/14/78	Ball	Ball		
33	11/14/78	Ball	Ball		
34	11/14/78	Ball	Ball		
35	11/14/78	Ball	Ball		
36	11/14/78	Ball	Ball		
37	11/14/78	Ball	Ball		
38	11/14/78	Ball	Ball		
39	11/14/78	Ball	Ball		
40	11/14/78	Ball	Ball		
41	11/14/78	Ball	Ball		
42	11/14/78	Ball	Ball		
43	11/14/78	Ball	Ball		
44	11/14/78	Ball	Ball		
45	11/14/78	Ball	Ball		
46	11/14/78	Ball	Ball		
47	11/14/78	Ball	Ball		
48	11/14/78	Ball	Ball		
49	11/14/78	Ball	Ball		
50	11/14/78	Ball	Ball		
51	11/14/78	Ball	Ball		
52	11/14/78	Ball	Ball		
53	11/14/78	Ball	Ball		
54	11/14/78	Ball	Ball		
55	11/14/78	Ball	Ball		
56	11/14/78	Ball	Ball		
57	11/14/78	Ball	Ball		
58	11/14/78	Ball	Ball		
59	11/14/78	Ball	Ball		
60	11/14/78	Ball	Ball		
61	11/14/78	Ball	Ball		
62	11/14/78	Ball	Ball		
63	11/14/78	Ball	Ball		
64	11/14/78	Ball	Ball		
65	11/14/78	Ball	Ball		
66	11/14/78	Ball	Ball		
67	11/14/78	Ball	Ball		
68	11/14/78	Ball	Ball		
69	11/14/78	Ball	Ball		
70	11/14/78	Ball	Ball		
71	11/14/78	Ball	Ball		
72	11/14/78	Ball	Ball		
73	11/14/78	Ball	Ball		
74	11/14/78	Ball	Ball		
75	11/14/78	Ball	Ball		
76	11/14/78	Ball	Ball		
77	11/14/78	Ball	Ball		
78	11/14/78	Ball	Ball		
79	11/14/78	Ball	Ball		
80	11/14/78	Ball	Ball		
81	11/14/78	Ball	Ball		
82	11/14/78	Ball	Ball		
83	11/14/78	Ball	Ball		
84	11/14/78	Ball	Ball		
85	11/14/78	Ball	Ball		
86	11/14/78	Ball	Ball		
87	11/14/78	Ball	Ball		
88	11/14/78	Ball	Ball		
89	11/14/78	Ball	Ball		
90	11/14/78	Ball	Ball		
91	11/14/78	Ball	Ball		
92	11/14/78	Ball	Ball		
93	11/14/78	Ball	Ball		
94	11/14/78	Ball	Ball		
95	11/14/78	Ball	Ball		
96	11/14/78	Ball	Ball		
97	11/14/78	Ball	Ball		
98	11/14/78	Ball	Ball		
99	11/14/78	Ball	Ball		
100	11/14/78	Ball	Ball		

DATE	11/14/78
BY	Ball
CHKD	Ball
APP'D	
DESCRIPTION	ISSUED FOR PRODUCTION
REVISED DIMENSIONS ARE IN INCHES	
TOLERANCES UNLESS OTHERWISE SPECIFIED: DIM 1 ANNOTATION	
NO NOT SCALE DRAWING	
SIZE	D
FRONT VIEW	D
SCALE	1/1
DRAWING NO.	3-791-0153
REV	1
SHEET	1

DATA I/O BOARD WORK.







REV	DATE	DESCRIPTION	CHK	APP	DATE
1		SEE SHEET ONE			

- (49) +5V
- (7) +PROG
- (16) -9V
- (18) ADDRESS SUPPLY (1A17)
- (9) GND
- (39) BIT SWITCH CONTROL


APPROVALS	DATE	TOLERANCES	AMPLITUDE	TITLE
DESIGNER:		1%	100%	SCHEMATIC DIAGRAM, WAVEFORM GENERATOR
CHK ASSN:		2% NOT SCALE DRAWING		
ENGR/APPN:				30-701-1690
				13/22/81

**DATA I/O**

4 3 2

REVISIONS		DR	CHK	APP'D	DATE
1	RELEASE				11/5

NOTES: UNLESS OTHERWISE SPECIFIED  
 1. ALL RESISTORS ARE 5% IN VALUE  
 2. ALL CAPACITORS ARE IN MICROFARADS UNLESS NOTED OTHERWISE



P/N 701-0154-001

DATE	7/15/80	DESIGNED BY	W/S
CHECKED BY	W/S	DATE	7/15/80
APPROVED BY	W/S	DATE	7/15/80
DR	W/S	DATE	7/15/80
CHK	W/S	DATE	7/15/80
APP'D	W/S	DATE	7/15/80
DATE	7/15/80	SCALE	1:1
TITLE		DATA I/O	
SCHEMATIC DIAGRAM		REVISION, WORK	
UNIDR. II		P/N 701-0154	
P/N 701-0154		30-701-0154	
SCALE NOTE		SHEET 1 OF 1	